Abstract
I. INTRODUCTION
With the increasing energy demand, power quality is one in all the key constraints in facility transmission & distribution. Power quality is essentially the standard of the voltage [14] & [15] . Because of the advancements within the semiconductor technology & the proliferation of the power electronics devices or non linear loads in power distribution systems, the vulnerability of such equipments to power quality issues has exaggerated. The non linear load together with saturated transformers, arc furnaces, and converters for as drives, SMPS & therefore on draw non sinusoidal current from the utility & generate harmonics [1] .
Basically, two approaches for the mitigation of power quality issues are load conditioning & line conditioning. During which line conditioning is found to be higher because it becomes troublesome to try to made equipments less sensitive to harmonics. In line conditioning, the system is put in at the purpose of common coupling that suppress for the results created by the non linear-loads. To reduce the effects of harmonics, though there"s a accessibility of various technical choices however filters have established to be a viable solution to eliminate harmonics [2] .
Traditionally, passive filters are used to mitigate harmonics. Though with varied benefits likes implicitly, simple to implement, produce system resonance cheaper, the passive filter suffer from several disadvantages like standardization problem, fa stened compensation characteristics & their large size. Active filters avoid the drawbacks of passive filters however its performances depend upon the power rating & speed of response [3] . Hybrid filters are planned to mitigate the issues of active & passive filters. It provides value effective & sensible harmonic compensation approach for prime power non linear loads [11] & [12] .
Various harmonics detection techniques were adopted to control the power circuit of the active filter. This paper presents FPGA controller is used in place of Hysteresis current controller for controlling the active filter to mitigate the harmonics. Program were written in VHDL and implemented into Spartan 3E using Xilinx ISE. FPGA controller provides better results than those of the traditional methods [4] . Table. 1 gives a proper selection of active filter for all power quality disturbances. Since nowadays many industries are manufacturing active filters [1] , [3] & [7] . The id-iq current is shipped through low pass filter (LPF) for filtering the harmonic elements of the load current that permits solely theelemental frequency elements [9] . The LPF could be a second order Butterworth filter, which"s cut off frequency, is chosen to be fifty cycle for eliminating the upper order harmonics. The 
II. SELECTION OF FILTERS

IV. HYSTERESIS CURRENT CONTROLLER
In hysteresis Current control, two fastened hysteresis b ands are outlined so that reference current are going to be right within the middle of the two bands that have a awfully high dynamic response and are inherently stable [4] . Once the measured current hits the higher or lower band, shift can happen consequently. The present and voltage wave with hysteresis current controller (HCC) are shown in Fig 3. The PWM frequency varies inside a band as a result of peak-topeak current ripple is needed to be controlled in the least points of the basic frequency wave The change signal of the 3 phases is generated directly by current controller [9] . The error current is that the distinction between the required reference current i ref (t)and the particular supply current i actual (t) .If the error current exceeds the higher physical phenomenon band limit (+h), the higher switch of the electrical converter arm becomes OFF and also the lower switch becomes ON .
The switching logic for phase b and phase c is similar to phase a, using corresponding reference and measured currents and hysteresis bandwidth (HB) and is shown in 
B. Algorithm
Step1:
declare the following inputs -clk (clock), rst (reset), douta and doubt (serial outputs of ADC); declare the following outputs -cs (chip select), a0,a1,a2(channel select), sclk (serial clock) Step2: assign sig=0000, sigl=000 which represents the different states of DAC and ADC. Assign j1=j2=0000 0000 0000 00 which are buffers of 14 bit to get the serial output of ADC.
Step3:
if rst=1, then set sig as 0000, i.e. move to the first state of ADC Step4:
else select the channel 1. sig=sig+1 i.e. move to the next state of ADC Step5:
if sig= 0000(i.e. the 1st state), disable the ADC chip AD7266 and set high to sclk Step6:
if sig=0001(i.e., the 2nd state), enable the chip AD7266. Set the high to sclk. Concatenate 13 bits (from LSB) of j1 with the douta and 13 bits (from LSB) of j2 with the doutb.
Step7:
if sig=0010 (the 3rd state), set the low to sclk. Go to the previous state until clock count reaches the value 14. Thus the buffers have the 14-bit output (12 data bits with two preceding zeros) from ADC.
Step8:
if sig=0011(the 4th state), then set the high to sclk. Disable the chip AD7266. Add x"0800" ISSN: 2348 -8379 www.internationaljournalssrg.org Page 11
with buffer j1 since the buffer value is unsigned and prefix two zeros to the resultant value. Let it be a_data. Do the same with j2. And let it be b_data. Step9: if sig=0100(the 5th state), then prefix "0000" with the 12 LSB bits of a_data and it is digidata_a. do the same for b_data and name it as digidata_b.
Step10:
In other cases, sig=0000 i.e. move on to the 1st state.
Step11:
compare the processed 16-bit outputs of ADC (digidata_a and digidata_b) and find the error.
Step12:
compare error signal with hysteresis band. If error is greater than upper hysteresis band then, set the input to DAC as sdi=0000 0111 1111 1111(4V).
Step13:
If error is less than lower hysteresis band then, set the input as sdi=0000 1000 0000 0000(0V).
Step14:
assign sdi as the input of DAC (AD5399) the sdi (serial data input) is the format of input to the ADC in which the MSB is address bit select one of the two DACs, next bit is don"t care bit, next is shut down bit, and the next bit is 0 always.
Step15:
give for each result a duration of 14 clock cycles.
Step16:
checkout the output waveform in CRO [10] .
C. Behavioural Simulation of Digital HCC
The RTL Schematic of Digital HCC is shown in Fig 6. The behavioural model simulation for HCC using Xilinx is shown in Fig 7. a0, a1 and a2 represent the channel selection to be 0. Hence two ADCs are selected. For simulation purpose, the outputs of ADC, output pin DOUTA and DOUTB are assumed. This output is taken from the DOUTA and DOUTB pins simultaneously after 14 SCLK cycles. The digital outputs of both ADCs are used for generating the error signal. The error signal is represented by variable "y". The pulse_a, pulse_a_bar, pulse_b, pulse_b_bar, pulse_c, pulse_c_bar are the six output pulses as a result of digital HCC [8] . with this program the pwm signals are generated for switching the gates of the IGBT inside the inverter to reduce the harmonics present in the line current [13] .
D. Program in VHDL for
VI. CONCLUSION The paper conferred an economical & effective answer to power quality improvement. The bestowed techniques satisfactorily mitigate harmonics & maintain the supply current sinusoidal & meet the IEEE 519 normal recommendation. The harmonic filter includes PI & hysteresis controller. It revels from the reviews delineated within the paper that in the place of the Hysteresis controller FPGA controller has been used with SAPF for Harmonic detection and elimination. In future, FPGA are going to be a preeminent controller for Shunt Active Power Filter for power quality issues.
